# PATENT ABSTRACTS OF JAPAN

(11)Publication number :

2002-170837

(43)Date of publication of application: 14.06.2002

(51)Int.CI.

H01L 21/60

(21)Application number: 2000-364026

(71)Applicant : SONY CHEM CORP

(22)Date of filing:

30.11.2000

(72)Inventor: TAKECHI MOTOHIDE


KURODA SHINICHI SUGA YASUHIRO

# (54) METHOD FOR PACKAGING SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a semiconductor-device packaging method capable of exactly connecting each of electrodes of semiconductor devices located at a fine pitch and a circuit substrate each other.

SOLUTION: The method for manufacturing IC chips 10 used for packaging consists of a process of forming a photoresist film 14 on a portion other than a padding portion 13 of a IC chip 10A, a process of heating/pressing the IC chip 10A onto adhesive conductive-particles 1 after dispersing the adhesive conductive-particles 1 on a plane plate 17, and a process of leaving the adhesive conductive-particles 1 only on the padding portion 13 of the IC chip 10A by removing the adhesive conductive-particles 1 applied to the photoresist 14.



## LEGAL STATUS

[Date of request for examination]

06.09.2002

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

## (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出顧公開番号 特開2002-170837 (P2002-170837A)

(43)公開日 平成14年6月14日(2002.6.14)

(51) Int.Cl.7

識別記号

FΙ

テーマコート\*(参考)

H01L 21/60

311

H01L 21/60

311S 5F044

21/92

604F

# 審査請求 未請求 請求項の数7 OL (全 7 頁)

(21)出願番号

特顏2000-364026(P2000-364026)

(22)出願日

平成12年11月30日(2000, 11, 30)

(71)出額人 000108410

ソニーケミカル株式会社

東京都中央区日本橋室町1丁目6番3号

(72)発明者 武市 元秀

栃木県鹿沼市さつき町12-3 ソニーケミ

カル株式会 第2工場内

(72)発明者 黒田 信一

栃木県鹿沼市さつき町12-3 ソニーケミ

カル株式会 第2工場内

(74)代理人 100106666

弁理士 阿部 英樹 (外1名)


最終頁に続く


## (54) 【発明の名称】 半導体素子の実装方法

#### (57)【要約】

【課題】ファインピッチの半導体素子及び回路基板の各 電極同士を確実に接続することができる半導体素子の実 装方法を提供すること。

【解決手段】本発明に係る実装用ICチップ10の製造方法は、ICチップ10Aのパッド部13以外の部分にレジスト膜14を形成する工程と、接着性導電粒子1を平板17上に分散して接着性導電粒子1に対してICチップ10Aを加熱加圧する工程と、レジスト膜14に付された接着性導電粒子1を除去することによってICチップ10Aのパッド部13のみに接着性導電粒子1を残す工程とを有することを特徴とする。





1

#### 【特許請求の範囲】

【請求項1】所定の弾性を有する球状の樹脂粒子に金属膜を施した導電粒子に所定の接着剤を付した接着性導電粒子を用い、

半導体素子の電極以外の部分にレジスト膜を形成する工 程と、

前記接着性導電粒子を所定の平面上に分散して当該接着 性導電粒子に対して前記半導体素子を加熱加圧する工程 と、

前記半導体素子の電極以外の接着性導電粒子を除去する ことによって前記半導体素子の電極のみに前記接着性導 電粒子を残す工程とを有することを特徴とする実装用の 半導体素子の製造方法。

【請求項2】前記接着性導電粒子を前記レジスト膜とともに除去することを特徴とする請求項1記載の半導体の製造方法。

【請求項3】前記接着性導電粒子は、前記導電粒子の復元率が、20%変形時で5%以上であることを特徴とする請求項1又は2のいずれか1項記載の実装用の半導体素子の製造方法。

【請求項4】前記接着性導電粒子は、前記接着剤が、所定の温度以上に加熱された場合にのみ接着性を有することを特徴とする請求項1乃至3のいずれか1項記載の実装用の半導体素子の製造方法。

【請求項5】請求項1乃至4記載のいずれか1項記載の 製造方法によって得られた実装用の半導体素子を用い、 当該半導体素子の接着性導電粒子を基板上の所定の電極 に位置決めしてから、当該半導体素子を前記基板に加熱 圧着することを特徴とする半導体素子の実装方法。

【請求項6】請求項1乃至4のいずれか1項記載の製造 方法に用いられた接着性導電粒子に対し、所定の電極が これに形成されたレジスト膜から当該接着性導電粒子を 所定数だけ収容可能な大きさで開口していることを特徴 とする実装用の半導体素子。

【請求項7】所定の電極がこれに形成されたレジスト膜から所定の大きさで開口し、当該開口した部分に請求項1乃至4のいずれか1項記載の製造方法に用いられた接着性導電粒子が前記電極と接着された状態で配置されていることを特徴とする実装用の半導体素子。

#### 【発明の詳細な説明】

#### [0001]

【発明の属する技術分野】本発明は、半導体素子を回路 基板に実装する方法に関する。

#### [0002]

【従来の技術】従来より、回路基板にベアのICチップを実装する手段としては、例えば、絶縁性接着材に導線粒子を分散させた、フィルム状あるいはペースト状の異方導電性接着剤や、銀ペースト、はんだ等が用いられている。

## [0003]

【発明が解決しようとする課題】ところで、近年、回路 基板の電極数の増加により電極間をファインピッチ化す ることが行われており、これに伴ってICチップにも電 極間のファインピッチ化への対応が図られている。

【0004】しかしながら、従来技術において、このような回路基板及びICチップの電極同士を接続する際、銀ペーストを用いた場合には、絶縁された部分に銀が析出する現象(マイグレーション)が生じるおそれがあり、また、はんだを用いた場合には、はんだのはみ出した部分に余分な接続部分ができる現象(はんだブリッジ)が生じるおそれがあり、いずれの場合であっても、ショート発生の原因となるため、ファインピッチの接続には適さないという問題があった。

【0005】一方、異方導電性接着剤を用いた場合には、回路基板の電極自体の狭小化に伴ってICチップのバンプ電極も狭小化され、このようなバンプ電極と回路基板の電極の間に導電粒子を介在させることが困難であるため、接続信頼性の点で問題があった。

【0006】本発明は、このような従来の技術の課題を 20 解決するためになされたもので、その目的とするところ は、ファインピッチの半導体素子及び回路基板の各電極 同士を確実に接続することができる半導体素子の実装技 術を提供することにある。

#### [0007]

【課題を解決するための手段】上記目的を達成するためになされた請求項1記載の発明は、所定の弾性を有する球状の樹脂粒子に金属膜を施した導電粒子に所定の接着剤を付した接着性導電粒子を用い、半導体素子の電極以外の部分にレジスト膜を形成する工程と、接着性導電粒子に対して半導体素子を加熱加圧する工程と、前記半導体素子の電極以外の接着性導電粒子を除去することによって半導体素子の電極のみに接着性導電粒子を残す工程とを有することを特徴とする実装用の半導体素子の製造方法である。

【0008】請求項2記載の発明は、請求項1記載の発明において、接着性導電粒子をレジスト膜とともに除去することを特徴とする。

【0009】請求項3記載の発明は、請求項1又は2の40いずれか1項記載の発明において、接着性導電粒子は、 導電粒子の復元率が、20%変形時で5%以上であることを特徴とする。

【0010】請求項4記載の発明は、請求項1~3のいずれか1項記載の発明において、接着性導電粒子は、接着剤が、所定の温度以上に加熱された場合にのみ接着性を有することを特徴とする。

【0011】請求項5記載の発明は、請求項1~4のいずれか1項記載の製造方法によって得られた実装用の半導体素子を用い、当該半導体素子の接着性導電粒子を基 50 板上の所定の電極に位置決めしてから、当該半導体素子

を前記基板に加熱圧着することを特徴とする半導体素子 の実装方法である。

【0012】請求項6記載の発明は、請求項1~4のい ずれか1項記載の製造方法に用いられた接着性導電粒子 に対し、所定の電極がこれに形成されたレジスト膜から 当該接着性導電粒子を所定数だけ収容可能な大きさで開 口していることを特徴とする実装用の半導体素子であ る。

【0013】請求項7記載の発明は、所定の電極がこれ に形成されたレジスト膜から所定の大きさで開口し、当 該開口した部分に請求項1~4のいずれか1項記載の製 造方法に用いられた接着性導電粒子が電極と接着された 状態で配置されていることを特徴とする実装用の半導体 素子である。

【0014】請求項1記載の発明によれば、半導体素子 の電極のみに接着性導電粒子を積極的に配置した実装用 の半導体素子を用いるようにしたことから、回路基板の ファインピッチ化された電極に対しても、例えば、請求 項6又は7記載の発明のように、ファインピッチ化に対 応しうる、実装用の半導体素子を得ることができ、そし て、請求項5記載の発明のように、かかる半導体素子を 用いることにより、確実に接続信頼性を得ることができ

【0015】特に、請求項6記載の発明の場合、実装用 の半導体素子の開口した部分に、接着性導電粒子を凝集 させずに単独で配置できるという利点がある。

【0016】また、請求項2記載の発明によれば、例え ばアルカリ性エッチャントを用いることによって電極以 外の接着性導電粒子をレジスト膜とともに容易に除去す ることができる。

【0017】さらに、請求項3記載の発明によれば、製 造方法に用いる接着性導電粒子の中核をなす導電粒子の 反発力を、所定の復元率で規制することにより、半導体 素子に接着性導電粒子を熱圧着した際に導電粒子が所望 の値以上復元するため、接着性導電粒子が半導体素子の 表面から確実にはみ出た実装用の半導体素子を得ること ができるとともに、加圧後において導電粒子の樹脂部分 が塑性変形を起こさず、エージング後に電極同士の間隔 が変化しても導電粒子がこれに伴って弾性変形するた め、導通抵抗が上昇する事態を防ぐことができる。

【0018】さらにまた、請求項4記載の発明によれ ば、常温では接着性をもたない接着剤を用いることによ り、実装用の半導体素子を作製する際に取扱いやすい接 着性導電粒子を得ることができる。

#### [0019]

【発明の実施の形態】以下、本発明に係る実装用の半導 体素子の製造方法及びこれを用いた実装方法の好ましい 実施の形態を詳細に説明する。図1は、本実施の形態の 接着性導電粒子の製造方法を示す図である。

電粒子1の製造方法について説明する。接着性導電粒子 1を製造するには、まず、直径1.0~20.0 (中央 値10)μmの球状樹脂2に、例えばニッケルー金等か らなる金属めっき3を施した導電粒子4を用いる。この 導電粒子4は、球状樹脂2の表面に金属めっき3が形成 されてなる。

【0021】導電粒子4の球状樹脂2には、その材料と して、所定の外力に対して一定の範囲の弾性領域を示す 性質、すなわち、所定の反発力を有するものであれば、 10 特に樹脂の種類を問わず、例えば、スチレン系樹脂、ア クリル系樹脂、ポリエステル系樹脂等が用いられる。

【0022】ここで、本実施の形態の場合は、導電粒子 4の反発力を定量化するため、20%圧縮変位時の復元 率Rを用いる。この復元率Rは、導電粒子4に圧縮して 加える荷重を反転荷重値(例えば1N)まで増加させ、 その荷重を境に導電粒子に加える荷重を原点荷重値(例 えば0.2N)まで減少させ、次式に示すように、反転 荷重値をとるまでの圧縮に伴う変位L1と、原点荷重値 をとるまでの復元に伴う変位L2の比を百分率で表した 20 値で定義する。

【0023】復元率R=(L2/L1)×100(%) このような導電粒子4の表面に、所定の接着剤を霧状に して塗布しその後例えば60℃で乾燥する、いわゆるス プレードライヤ法により接着剤5の膜を均一に形成する ことによって接着性導電粒子1を得る。

【0024】この場合、接着性導電粒子1の製造に用い る接着剤5は、接着性及び接着性導電粒子1の取扱い性 の観点からでは、特に、接着剤5の材料としての種類を 問わず、常温で接着性が無く、例えば80℃以上に加熱 30 された場合に軟化又は溶融することによって接着性を有 する性質があればよい。例えば、接着材5には、エポキ シ樹脂、ポリエステル系樹脂、ウレタン系樹脂等の熱硬 化性樹脂や、アクリル系樹脂等の熱可塑性樹脂が用いら

【0025】ただし、接着の安定性を確保する観点から では、接着性導電粒子1の接着剤5に、例えば、ジシア ンジアミド、ヒドラジッド、イミダソール、フェノー ル、ブロックイソシアネート等のような硬化剤を添加す ることが好ましい。

【0026】また、本実施の形態に用いる接着剤5は、 40 後述するレジスト膜を除去する際に用いるエッチャント に浸食されないという物性を要する。

【0027】図2 (a) ~ (c) は、本実施の形態の実 装用ICチップの製造方法の中間工程を示す図である。 図3は、同実装用ICチップの製造方法に用いられるI Cチップの電極側を示す図である。

【0028】図2を参照して、本実施の形態の実装用Ⅰ Cチップ10の製造方法の中間工程について説明する。 図2(a)に示すように、実装用ICチップ(実装用の 【0020】図1を参照して、本実施の形態の接着性導 50 半導体素子)10を作製するには、まず、ICチップ1

0 Aを用いる。この I Cチップ 1 0 Aは、半導体チップ 1 1 の一面に形成されたアルミニウムパターン 1 2 上に 複数のパッド部 (電極) 1 3 が所定の形状に形成されて 構成される。図 3 に示すように、本実施の形態の場合、これらのパッド部 1 3 は、例えば、所定の大きさの四角 形状で、半導体チップ 1 1 の縁部分に一定の間隔をおいて配列されている。

【0029】ここで、本実施の形態の場合、接着性導電粒子1の外径は、パッド部13に所定の数を配置させる観点から、パッド部13の一辺の長さ(例えば $20\mu$ m)に対して $3\sim20\mu$ mであることが好ましい。

【0030】また、ICチップ10Aのパッド部13以外のアルミニウム12上には、窒化ケイ素(SiN)により保護酸化膜14が形成され、これにより、パッド部13のみが露出するようになっている。

【0032】そして、図2(c)に示すように、パッド 部13上のレジスト膜15のみを公知のフォトリソグラフィ技術により除去する。これにより、図2(c)に示すように、ICチップ10Aの各パッド部13の外周部分には、保護酸化膜12及びレジスト膜14の層からなる壁部、すなわち、各パッド部13ごとに保護酸化膜12及びレジスト膜14の厚さ相当の深さ(1~15 $\mu$ m)をもってパッド部13を底とするコンタクトホール16が形成される。そして、このようなコンタクトホール16に接着性導電粒子1を収容可能な中間段階での実装用ICチップ10Bを得る。

【0033】図4は、図2の中間工程で得られた実装用ICチップの製造方法の最終工程を示す図である。図4を参照して、本実施の形態の実装用ICチップ10の製造方法の最終工程について説明する。

【0034】図4(a)に示すように、まず、常温において、所定の平板17上に接着性導電粒子1を均一に分散し、接着性導電粒子1が、平板17上で単位面積当たりにつき粒子が占める面積の割合を25%以上の範囲に含まれるようにする。この場合、接着性導電粒子1の表面は、常温で接着性がないため、接着性導電粒子1同士が凝集することはない。

【0035】一方、平板17の表面には、接着性導電粒子1が剥がれやすいように、例えばシリコン等のような剥離処理が施されていることが好ましい。

【0036】そして、このような接着性導電粒子1に対して、中間段階の実装用ICチップ10Bを配置する。 【0037】次に、図4(b)に示すように、実装用ICチップ10Bを、例えば、温度80℃で加熱しなが ら、荷重2Nで加圧する。

【0038】この場合、平板17上の接着性導電粒子1の大部分は、実装用ICチップ10Bのレジスト膜15に押されることによってつぶれる一方で、導電粒子4の表面上の接着剤5が加熱されて溶融することによって接着性導電粒子1がレジスト膜15に接着する。

【0039】一方、接着性導電粒子1の一部は、実装用ICチップ10Bの各コンタクトホール16にはまり、その底にあるパッド部13に押されることによってつぶ10 れる一方で、その表面上の接着剤5が加熱されて溶融することによって接着性導電粒子1がパッド部13に接着する

【0040】ここで、本実施の形態の場合、実装用IC チップ10Bのパッド部13の大きさに対して接着性導電粒子1の外径比を一定の範囲内で定め、さらに、コンタクトホール16の深さを接着性導電粒子1の外径より小さくしたことから、実装用ICチップ10Bの各コンタクトホール16には、計算上、少なくとも1個の接着性導電粒子が、互いに接触しない状態で収容されることになる。

【0041】図4(c)に示すように、加圧荷重を除去して平板17を実装用ICチップ10Bから剥離した後に苛性ソーダ水に浸漬し、レジスト膜15をこれに付着した接着性導電粒子1とともに、実装用ICチップ10Bから除去する。一方、接着性導電粒子1の接着剤5は、苛性ソーダ水に浸食されないため、接着性導電粒子1は、パッド部13に接着されたままである。

【0042】これにより、図4(d)に示すように、ICチップ10Aのパッド部13のみに接着性導電粒子1を配置した最終段階の実装用ICチップ10を得る。この実装用ICチップ10の各パッド部13には、接着性導電粒子1が、保護酸化膜13の表面上から部分的に突出した状態で配置される。ここでの接着性導電粒子1は、表面の接着剤5が加熱の際に流動することによって如何なる形状をとっているかにかかわらず、中核となる導電粒子4が加圧の際につぶれた状態から導電粒子4に関して復元率Rで定めた反発力により一定量だけ復元している。

【0043】図5は、図4の最終工程で得られた実装用ICチップを用いた実装方法の工程を示す図である。図5を参照して、本実施の形態の実装用ICチップ10を用いた実装方法について説明する。

【0044】図5(a)に示すように、まず、最終段階の実装用ICチップ10と接続すべき回路基板21を熱圧着用のベース(図示しない)上に固定し、実装用ICチップ10を回路基板21に対向配置する。次に、回路基板21に形成された、所定の回路パターンを有する電極のうち、接続すべき電極22に対して、実装用ICチップ10の接着性導電粒子1を位置決めする。

0 【0045】そして、図5(b)に示すように、実装用

ICチップ10を、例えば、温度180℃で加熱しなが ら、荷重10Nで加圧する。この場合、各接着性導電粒 子1が、加熱及び加圧されることにより、導電粒子4 が、実装用ICチップ10のパッド部13と回路基板2 1の電極22との間で、その間にある接着剤5を追い出 しながらつぶれる。

【0046】ここで、導電粒子4は、この形状を球状に したことから弾性的な等方性を有するため、実装用IC チップ10のパッド部13や回路基板21の電極22と 接触した位置によらず、常に加圧方向にほぼ一定量だけ 圧縮される。その結果、実装用ICチップ10のパッド 部13は、それぞれ、弾性変形した導電粒子4を介して 回路基板21の電極22とほぼ同一の間隔をもって電気 的に接続される。

【0047】その一方で、各導電粒子4における接着剤 5が、導電粒子4と実装用ICチップ10のパッド部1 3及び回路基板21の電極22との間に生じた隙間や導 電粒子4の表面部分に流れ込み、これにより、導電粒子 4を支持体として実装用ICチップ10のパット部13 と回路基板21の電極22との間に挟んだ状態のまま、 これら三者とも接着する。その後、このような接着剤5 が冷却して硬化すると、実装用ICチップ10が回路基 板21と電気的に接続された状態を保ったままこれに固 定される。

【0048】以上述べたように本実施の形態によれば、 導電粒子4に接着性をもたせたうえで、ICチップ10 Aのパッド部13のみに接着性導電粒子1を積極的に配 置した実装用ICチップ10を用いるようにしたことか ら、回路基板21のファインピッチ化された電極22に 対しても、確実に接続信頼性を得ることができる。

【0049】また、本実施の形態によれば、接着性導電 粒子1の中核をなす導電粒子4の反発力を、復元率Rで 規制したことから、ICチップ10Aに接着性導電粒子 1を熱圧着した際に導電粒子4が所望の値以上復元する ため、接着性導電粒子1が I C チップ10の保護酸化膜 13の表面から確実にはみ出た実装用 I Cチップ10を 得ることができる。

【0050】特に、本実施の形態の場合、実装用ICチ ップ10のコンタクトホール16の大きさに対して、接 着性導電粒子1の外径を一定の割合で定めたことから、 各パッド部13に、接着性導電粒子1を凝集させずに単 独で配置することができる。

【0051】その結果、かかる実装用ICチップ10を 用いることにより、従来技術のように、ICチップ10 Aのパッド部13に突状のバンプ電極を設けずに済む-方で、ICチップ10Aの電極部分と回路基板21の電 極22との間に、異方導電性接着剤5中を流動する導電 粒子を介在させるという不確実性を解消することができ るため、異方導電性接着剤5を用いた場合よりも接続信 頼性を向上させることができる。

【0052】その一方で、接着性導電粒子1の反発力 を、復元率Rで規制したことから、加圧後において導電 粒子4の樹脂部分が塑性変形を起こさず、エージング後 に電極同士の間隔が変化しても導電粒4子がこれに伴っ て弾性変形するため、導通抵抗が上昇する事態を防ぐこ とができる。

【0053】さらに、本実施の形態によれば、接着性導 電粒子1の導電粒子4を球状にしたことから、ICチッ プ10Aと回路基板21の各電極同士の間隔をほぼ一定 10 にすることができるため、この点からも接続信頼性を向 上させることができる。

【0054】また、本実施の形態によれば、導電粒子4 に常温では接着性をもたない接着剤5を付したことか ら、実装用 I Cチップ10を作製する際に取扱いやすい 接着性導電粒子1を得ることができる。

【0055】特に、本実施の形態の場合、導電粒子4に のみ接着剤5を付したことから、異方導電性接着剤5を 用いた場合と比べて接着剤5の量を減らすことができる という利点がある。

【0056】なお、本発明は、上記実施の形態に限られ ず、種々の変更を行うことができる。例えば、上記実施 の形態においては、接着性導電粒子1に含まれる接着剤 5だけで実装用ICチップ10と回路基板21を接着す るようにしたが、かかる接着力をさらに強化するため、 実装用ICチップ10を回路基板21に圧着する際にこ れらの間に、導電粒子を含まない、フィルム状又はペー スト状の接着剤5を介在させることも可能である。

【0057】また、上記実施の形態においては、接着性 導電粒子1を分散する平面として平板17を用いたが、 30 本発明は、実装用 I C チップ 1 0 B の電極側の面自体に 直接接着性導電粒子を均一に分散することもできる。 [0058]

【実施例】以下、本発明に係る実装用ICチップを用い て回路基板への実装した実施例を比較例とともに詳細に 説明する。

【0059】実施例として、復元率5%の導電粒子を核 とした接着性導電粒子を、ICチップの各パッド部に接 着して実装用ICチップを作製した。

【0060】比較例として、復元率0%の導電粒子を核 40 とした接着性導電粒子を、ICチップの各パッド部に接 着して実装用ICチップを作製した。

【0061】実施例の実装用ICチップ、比較例の実装 用ICチップのそれぞれを、温度180℃、荷重20 N、20秒間の条件で、回路基板に圧着して接続した。 その後、一55℃と125℃の間でのヒートサイクルを 100回繰り返した後に、導通抵抗試験を行った。その 結果、端子電極10個のうち導通不良の端子電極の数を 以下に示す。

【0062】 [実施例]

50 (1)初期

0/10

9

(2) ヒートサイクル後 0/10

[比較例]

(1) 初期

0/10

(2) ヒートサイクル後

5/10


以上の結果から、実施例の実装用ICチップは、エージング後においても接続信頼性を得られることが明らかになった。

## [0063]

【発明の効果】以上述べたように本発明によれば、ファインピッチの半導体素子及び回路基板の各電極同士を確 10 実に接続することができる半導体素子の実装方法を得ることができる。また、本発明によれば、半導体素子の実装に用いる実装用の半導体素子を得ることができる。

【図面の簡単な説明】

【図1】



【図1】本実施の形態の接着性導電粒子の製造方法を示す図である。

10 .

【図2】(a)~(c)本実施の形態の実装用 [ Cチップの製造方法の中間工程を示す図である。

【図3】同実装用 I C チップの製造方法に用いられる I C チップの電極側を示す図である。


【図4】(a)~(d)図2の中間工程で得られた実装用ICチップの製造方法の最終工程を示す図である。


【図5】(a)(b)図4の最終工程で得られた実装用ICチップを用いた実装方法の工程を示す図である。


【符号の説明】

1…接着性導電粒子 2…樹脂粒子 4…金属膜 10 …実装用 I C チップ(実装用の半導体素子) 15…レ ジスト膜

[図2]







フロントページの続き

(72)発明者 須賀 保博

栃木県鹿沼市さつき町12-3 ソニーケミ カル株式会 第2工場内 Fターム(参考) 5F044 KK01 LL07 QQ03 QQ04

# \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

## **CLAIMS**

# [Claim(s)]

[Claim 1] A manufacture method of a semiconductor device for mounting characterized by providing the following. A production process which forms a resist film in portions other than an electrode of a semiconductor device using an adhesive electric conduction particle which gave predetermined adhesives to an electric conduction particle which gave a metal membrane to a spherical resin particle which has predetermined elasticity A production process which distributes said adhesive electric conduction particle on a predetermined plane, and carries out heating pressurization of said semiconductor device to the adhesive electric conduction particle concerned A production process which leaves said adhesive electric conduction particle only to an electrode of said semiconductor device by removing adhesive electric conduction particles other than an electrode of said semiconductor device [Claim 2] A manufacture method of a semiconductor according to claim 1 characterized by removing said adhesive electric conduction particle with said resist film.

[Claim 3] Said adhesive electric conduction particle is the manufacture method of a semiconductor device for mounting of two claim 1 to which it is the recovery of said electric conduction particle at the 20% deformation time, and it is characterized by being 5% or more, or given in any 1 term. [Claim 4] Said adhesive electric conduction particle is the manufacture method of a semiconductor device for mounting of three claim 1 characterized by having an adhesive property only when said adhesives are heated beyond a predetermined temperature thru/or given in any 1 term.

[Claim 5] A mounting method of a semiconductor device characterized by carrying out heating sticking by pressure of the semiconductor device concerned at said substrate after positioning an adhesive electric conduction particle of the semiconductor device concerned to a predetermined electrode on a substrate using a semiconductor device for mounting obtained by the manufacture method given [ according to claim 1 to 4 ] in any 1 term.

[Claim 6] A semiconductor device for mounting characterized by carrying out the opening of the adhesive electric conduction particle concerned in magnitude which can hold only a predetermined number from a resist film with which a predetermined electrode was formed in this to an adhesive electric conduction particle used for a manufacture method of four claim 1 thru/or given in any 1 term. [Claim 7] A semiconductor device for mounting which carries out a opening in predetermined magnitude from a resist film with which a predetermined electrode was formed in this, and is characterized by arranging an adhesive electric conduction particle used for the portion concerned which carried out the opening at a manufacture method of four claim 1 thru/or given in any 1 term in the condition of having pasted up with said electrode.

# [Translation done.]

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **DETAILED DESCRIPTION**

[Detailed Description of the Invention]

[0001]

[The technical field to which invention belongs] This invention relates to the method of mounting a semiconductor device in the circuit board.

[0002]

[Description of the Prior Art] Conventionally, as a means to mount IC chip of raise in basic wages in the circuit board, the different direction electroconductive glue of the shape of the shape of a film which made the insulating binder distribute a lead-wire particle, and a paste, a silver paste, solder, etc. are used, for example.

[0003]

[Problem(s) to be Solved by the Invention] By the way, forming inter-electrode into a fine pitch by the increment in the number of electrodes of the circuit board in recent years is performed, and correspondence to the inter-electrode formation of a fine pitch is achieved by IC chip in connection with this.

[0004] however, when connecting such the circuit board and the electrodes of IC chip and a silver paste is used in the conventional technology When a possibility that the phenomenon (migration) in which silver deposits may arise is in the insulated portion and solder is used A possibility that the phenomenon (solder bridge) the amount of excessive connection can do might arise was in the portion which solder protruded, and since it became the cause of short generating even if it is the case where they are any, there was a problem of not being suitable in connection of a fine pitch.

[0005] On the other hand, when different direction electroconductive glue was used, the bump electrode of IC chip was also narrow-ized with narrow-izing of the electrode of the circuit board itself, and since it was difficult to make an electric conduction particle intervene between such a bump electrode and the electrode of the circuit board, there was a problem in respect of connection reliability.

[0006] The place which it was made in order that this invention might solve the technical problem of such a Prior art, and is made into the purpose is to offer the mounting technology of the semiconductor device which can connect certainly each electrodes of the semiconductor device of a fine pitch, and the circuit board.

[0007]

[Means for Solving the Problem] Invention according to claim 1 made in order to attain the above-mentioned purpose A production process which forms a resist film in portions other than an electrode of a semiconductor device using an adhesive electric conduction particle which gave predetermined adhesives to an electric conduction particle which gave a metal membrane to a spherical resin particle which has predetermined elasticity, A production process which distributes an adhesive electric conduction particle on a predetermined plane, and carries out heating pressurization of the semiconductor device to the adhesive electric conduction particle, It is the manufacture method of a semiconductor device for mounting characterized by having a production process which leaves an adhesive electric conduction particle only to an electrode of a semiconductor device by removing

adhesive electric conduction particles other than an electrode of said semiconductor device.

[0008] Invention according to claim 2 is characterized by removing an adhesive electric conduction particle with a resist film in invention according to claim 1.

[0009] In invention of two claim 1 or given in any 1 term, it is the recovery of an electric conduction particle at the 20% deformation time, and an adhesive electric conduction particle is characterized by being 5% or more by invention according to claim 3.

[0010] In invention of claim 1-3 given in any 1 term, as for invention according to claim 4, an adhesive electric conduction particle is characterized by having an adhesive property, only when adhesives are heated beyond a predetermined temperature.

[0011] Invention according to claim 5 is the mounting method of a semiconductor device characterized by carrying out heating sticking by pressure of the semiconductor device concerned at said substrate, after positioning an adhesive electric conduction particle of the semiconductor device concerned to a predetermined electrode on a substrate using a semiconductor device for mounting obtained by the manufacture method of claim 1-4 given in any 1 term.

[0012] Invention according to claim 6 is a semiconductor device for mounting characterized by carrying out the opening of the adhesive electric conduction particle concerned in magnitude which can hold only a predetermined number from a resist film with which a predetermined electrode was formed in this to an adhesive electric conduction particle used for a manufacture method of claim 1-4 given in any 1 term.

[0013] Invention according to claim 7 is a semiconductor device for mounting which carries out a opening in predetermined magnitude from a resist film with which a predetermined electrode was formed in this, and is characterized by arranging an adhesive electric conduction particle used for a manufacture method of claim 1-4 given in any 1 term into the portion concerned which carried out the opening in the condition of having pasted up with an electrode.

[0014] Also as opposed to an electrode with which the circuit board was formed into the fine pitch since a semiconductor device for mounting which has arranged an adhesive electric conduction particle positively was used only for an electrode of a semiconductor device according to invention according to claim 1 For example, a semiconductor device for mounting which can respond to fine pitch-ization can be obtained like invention according to claim 6 or 7, and connection reliability can be certainly acquired by using this semiconductor device like invention according to claim 5.

[0015] Especially, in invention according to claim 6, there is an advantage that it can arrange independently, without making a portion in which a semiconductor device for mounting carried out the opening condense an adhesive electric conduction particle.

[0016] Moreover, according to invention according to claim 2, adhesive electric conduction particles other than an electrode are easily removable with a resist film by using alkaline etchant, for example. [0017] According to invention according to claim 3, repulsive force of an electric conduction particle which makes a nucleus of an adhesive electric conduction particle used for a manufacture method furthermore, by regulating with predetermined recovery Since an electric conduction particle reverts beyond a desired value when thermocompression bonding of the adhesive electric conduction particle is carried out to a semiconductor device, while being able to obtain a semiconductor device for mounting which an adhesive electric conduction particle overflowed certainly from the surface of a semiconductor device A resin portion of an electric conduction particle does not cause plastic deformation after pressurization, but since an electric conduction particle carries out elastic deformation in connection with this even if a gap of electrodes changes after aging, the situation where flow resistance goes up can be prevented.

[0018] According to invention according to claim 4, in ordinary temperature, an adhesive electric conduction particle which is easy to deal with it in case a semiconductor device for mounting is produced can be obtained by using adhesives without an adhesive property further again. [0019]

[Embodiment of the Invention] Hereafter, the gestalt of desirable operation of the manufacture method of the semiconductor device for mounting concerning this invention and the mounting method using this

is explained to details. <u>Drawing 1</u> is drawing showing the manufacture method of the adhesive electric conduction particle of the gestalt this operation.

[0020] With reference to <u>drawing 1</u>, the manufacture method of the adhesive electric conduction particle 1 of the gestalt this operation is explained. In order to manufacture the adhesive electric conduction particle 1, the electric conduction particle 4 which performed metal plating 3 which consists of nickel-gold etc. is first used for the spherical resin 2 of a diameter 1.0 - 20.0(median 10) mum. As for this electric conduction particle 4, it comes to form the metal plating 3 in the surface of spherical resin 2.

[0021] If it has the property which shows the elastic field of a fixed range to predetermined external force as the material, i.e., predetermined repulsive force, the spherical resin 2 of the electric conduction particle 4 will not be asked especially about the class of resin, for example, styrene resin, acrylic resin, polyester system resin, etc. will be used for it.

[0022] In the case of the gestalt of this operation here, in order to quantify the repulsive force of the electric conduction particle 4, the recovery R at the time of 20% compression displacement is used. As this recovery R makes the load compressed and added to the electric conduction particle 4 increase to a reversal load value (for example, 1N), decreases the load added to an electric conduction particle bordering on that load to a zero load value (for example, 0.2Ns) and is shown in a degree type The value expressed with percentage defines the ratio of the displacement L1 accompanying compression until it takes a reversal load value, and the displacement L2 accompanying a reload until it takes a zero load value.

[0023] Recovery  $R=(L2/L1) \times 100 (\%)$ 

The adhesive electric conduction particle 1 is obtained by forming the film of adhesives 5 in the surface of such an electric conduction particle 4 at homogeneity with the so-called spray dryer which applies by making predetermined adhesives into the shape of a fog, and is dried after that, for example, 60 degrees C.

[0024] In this case, from a viewpoint of an adhesive property and the handling nature of the adhesive electric conduction particle 1, especially the adhesives 5 used for manufacture of the adhesive electric conduction particle 1 should just have the property to have an adhesive property, by softening or fusing, when the class as a material of adhesives 5 is not asked, there is no adhesive property in ordinary temperature, for example, it is heated by 80 degrees C or more. For example, thermosetting resin, such as an epoxy resin, polyester system resin, and urethane system resin, and thermoplastics, such as acrylic resin, are used for a binder 5.

[0025] However, it is desirable to add curing agents, such as a dicyandiamide, Hydrazide, an imidazole, a phenol, and block isocyanate, in the adhesives 5 of the adhesive electric conduction particle 1 from a viewpoint which secures the stability of adhesion.

[0026] Moreover, the adhesives 5 used for the gestalt of this operation require the physical properties of not corroding to the etchant used in case the resist film mentioned later is removed.

[0027] <u>Drawing 2</u> (a) - (c) is drawing showing the middle production process of the manufacture method of IC chip for mounting of the gestalt of this operation. <u>Drawing 3</u> is drawing showing the electrode side of IC chip used for the manufacture method of IC chip for the said mounting.

[0028] With reference to drawing 2, the middle production process of the manufacture method of the IC chip 10 for mounting of the gestalt of this operation is explained. As shown in drawing 2 (a), in order to produce the IC chip 10 for mounting (semiconductor device for mounting), IC chip 10A is used first. On the aluminum pattern 12 formed in the whole surface of a semiconductor chip 11, two or more pad sections (electrode) 13 are formed in a predetermined configuration, and this IC chip 10A is constituted. In the case of the gestalt of this operation, as shown in drawing 3, these pad sections 13 have the shape of a quadrangle of predetermined magnitude, set a fixed gap to a part for the edge of a semiconductor chip 11, and are arranged.

[0029] Here, as for the outer diameter of the adhesive electric conduction particle 1, in the case of the gestalt of this operation, it is desirable that it is 3-20 micrometers to a length of one side of a viewpoint to the pad section 13 which arranges a predetermined number in the pad section 13 (for example, 20

micrometers).

[0030] Moreover, on aluminum 12 other than pad section 13 of IC chip 10A, the protection oxide film 14 is formed of silicon nitride (SiN), and, thereby, only the pad section 13 is exposed.

[0031] Next, as shown in <u>drawing 2</u> (b), an acrylic resist is applied to the pad section 13 of such IC chip 10A, and the whole surface by the side of the protection oxide film 14, and the resist film 15 is formed. Here, although especially the thickness of the resist film 15 is not limited, it is desirable to be referred to as 1-10 micrometers from a viewpoint of development precision.

[0032] And as shown in <u>drawing 2</u> (c), well-known photolithography technology removes only the resist film 15 on the pad section 13. Thereby, as shown in <u>drawing 2</u> (c), the wall 16 which consists of a layer of the protection oxide film 12 and the resist film 14, i.e., the contact hole which uses the pad section 13 as a bottom with the depth (1-15 micrometers) of thickness of the protection oxide film 12 and the resist film 14 every pad section 13, is formed in the periphery portion of each pad section 13 of IC chip 10A. And IC chip 10B for mounting in the midcourse phase which can hold the adhesive electric conduction particle 1 in such a contact hole 16 is obtained.

[0033] <u>Drawing 4</u> is drawing showing the final process of the manufacture method of IC chip for mounting obtained at the middle production process of <u>drawing 2</u>. With reference to <u>drawing 4</u>, the final process of the manufacture method of the IC chip 10 for mounting of the gestalt of this operation is explained.

[0034] It is made for the rate of the area for which distributes the adhesive electric conduction particle 1 to homogeneity on the predetermined plate 17, and the adhesive electric conduction particle 1 takes lessons from per unit area on a plate 17 in ordinary temperature first and which a particle occupies to be included in 25% or more of range, as shown in <u>drawing 4</u> (a). In this case, in ordinary temperature, since the surface of the adhesive electric conduction particle 1 does not have an adhesive property, adhesive electric conduction particle 1 comrades do not condense it.

[0035] It is desirable that exfoliation processing of silicon etc. is performed on the other hand so that the adhesive electric conduction particle 1 may tend to separate in the surface of a plate 17.

[0036] And IC chip 10B for mounting of a midcourse phase is arranged to such an adhesive electric conduction particle 1.

[0037] Next, as shown in <u>drawing 4</u> (b), IC chip 10B for mounting is pressurized by 2 Ns of loads, heating at the temperature of 80 degrees C.

[0038] In this case, while most adhesive electric conduction particles 1 on a plate 17 are crushed by being pushed on the resist film 15 of IC chip 10B for mounting, the adhesive electric conduction particle 1 pastes it up on the resist film 15 by heating the adhesives 5 on the surface of the electric conduction particle 4, and fusing.

[0039] On the other hand, while a part of adhesive electric conduction particle 1 is crushed by being pushed on the pad section 13 which is in each contact hole 16 of IC chip 10B for mounting at a ball and its bottom, the adhesive electric conduction particle 1 pastes it up on the pad section 13 by heating the adhesives 5 on the surface and fusing.

[0040] In the case of the gestalt of this operation, the outside clearance ratio of the adhesive electric conduction particle 1 is defined within fixed limits here to the magnitude of the pad section 13 of IC chip 10B for mounting. Furthermore, since the depth of a contact hole 16 was made smaller than the outer diameter of the adhesive electric conduction particle 1, at least one adhesive electric conduction particle will be held in each contact hole 16 of IC chip 10B for mounting in the condition of not contacting mutually, on count.

[0041] As shown in <u>drawing 4</u> (c), after removing a pressurization load and exfoliating a plate 17 from IC chip 10for mounting B, it is immersed in caustic-alkali-of-sodium water, and the resist film 15 is removed from IC chip 10for mounting B with the adhesive electric conduction particle 1 adhering to this. On the other hand, since the adhesives 5 of the adhesive electric conduction particle 1 are not corroded in caustic-alkali-of-sodium water, the adhesive electric conduction particle 1 has been pasted up on the pad section 13.

[0042] This obtains the IC chip 10 for mounting of the culmination which has arranged the adhesive

electric conduction particle 1 only in the pad section 13 of IC chip 10A, as shown in <u>drawing 4</u> (d). The adhesive electric conduction particle 1 is arranged in the condition of having projected partially from the surface of the protection oxide film 13 at each pad section 13 of this IC chip 10 for mounting. The adhesive electric conduction particle 1 here has restored only the constant rate according to the repulsive force defined with the recovery R about the electric conduction particle 4 from the condition crushed when the electric conduction particle 4 used as a nucleus was pressurization irrespective of what kind of configuration is taken by flowing, in case the surface adhesives 5 are heating.

[0043] <u>Drawing 5</u> is drawing showing the production process of the mounting method using IC chip for mounting obtained by the final process of <u>drawing 4</u>. With reference to <u>drawing 5</u>, the mounting method using the IC chip 10 for mounting of the gestalt of this operation is explained.

[0044] As shown in <u>drawing 5</u> (a), the circuit board 21 which should connect with the IC chip 10 for mounting of a culmination is first fixed on the base for thermocompression bondings (not shown), and opposite arrangement of the IC chip 10 for mounting is carried out at the circuit board 21. Next, the adhesive electric conduction particle 1 of the IC chip 10 for mounting is positioned to the electrode 22 which should be connected among the electrodes which have the predetermined circuit pattern formed in the circuit board 21.

[0045] And it pressurizes by 10 Ns of loads, heating the IC chip 10 for mounting at the temperature of 180 degrees C, as shown in <u>drawing 5</u> (b). In this case, the electric conduction particle 4 is crushed with a purge by heating and pressurizing each adhesive electric conduction particle 1 in the adhesives 5 which exist between them between the pad section 13 of the IC chip 10 for mounting, and the electrode 22 of the circuit board 21.

[0046] Here, since the electric conduction particle 4 has elastic isotropy from having made this configuration spherical, it does not call at the location in contact with the electrode 22 of the pad section 13 of the IC chip 10 for mounting, or the circuit board 21, but only about 1 quantum is always compressed in the pressurization direction. Consequently, the pad section 13 of the IC chip 10 for mounting is electrically connected with the almost same gap as the electrode 22 of the circuit board 21 through the electric conduction particle 4 which carried out elastic deformation, respectively. [0047] The surface portions of a crevice or the electric conduction particle 4 which the adhesives 5 in each electric conduction particle 4 produced on the other hand between the pad section 13 of the electric conduction particle 4 and the IC chip 10 for mounting and the electrode 22 of the circuit board 21 are pasted also with these 3 person with an influx and the condition that this inserted by using the electric conduction particle 4 as a base material between the putt section 13 of the IC chip 10 for mounting, and the electrode 22 of the circuit board 21. Then, when such adhesives 5 cool and harden, it is fixed to this, with the condition maintained that the IC chip 10 for mounting was electrically connected with the circuit board 21.

[0048] As stated above, after giving an adhesive property to the electric conduction particle 4 according to the gestalt of this operation, since the IC chip 10 for mounting which has arranged the adhesive electric conduction particle 1 positively was used only for the pad section 13 of IC chip 10A, connection reliability can be certainly acquired also to the electrode 22 with which the circuit board 21 was formed into the fine pitch.

[0049] Moreover, since according to the gestalt of this operation the repulsive force of the electric conduction particle 4 which makes the nucleus of the adhesive electric conduction particle 1 was regulated with the recovery R and the electric conduction particle 4 reverts beyond a desired value when thermocompression bonding of the adhesive electric conduction particle 1 is carried out to IC chip 10A, the IC chip 10 for mounting with which the adhesive electric conduction particle 1 overflowed certainly the surface of the protection oxide film 13 of the IC chip 10 can be obtained.

[0050] Since the outer diameter of the adhesive electric conduction particle 1 was especially defined at a fixed rate to the magnitude of the contact hole 16 of the IC chip 10 for mounting in the case of the gestalt of this operation, it can arrange independently, without making each pad section 13 condense the adhesive electric conduction particle 1.

[0051] Consequently, while it is not necessary to prepare a \*\*-like bump electrode in the pad section 13

of IC chip 10A like the conventional technology by using this IC chip 10 for mounting Since the uncertainty of making the electric conduction particle which flows the inside of the different direction electroconductive glue 5 intervene between the electrode section of IC chip 10A and the electrode 22 of the circuit board 21 is cancelable, connection reliability can be raised rather than the case where the different direction electroconductive glue 5 is used.

[0052] Since the repulsive force of the adhesive electric conduction particle 1 was regulated with the recovery R and electric conduction grain 4 child does elastic deformation in connection with this on the other hand even if the resin portion of the electric conduction particle 4 does not cause plastic deformation after pressurization but the gap of electrodes changes after aging, the situation where flow resistance goes up can be prevented.

[0053] furthermore, since according to the gestalt of this operation the electric conduction particle 4 of the adhesive electric conduction particle 1 was made spherical and the gap of each electrodes of IC chip 10A and the circuit board 21 can be made into about 1 law, connection reliability can be raised also from this point.

[0054] Moreover, according to the gestalt of this operation, since the adhesives 5 which do not have an adhesive property in ordinary temperature were given to the electric conduction particle 4, the adhesive electric conduction particle 1 which is easy to deal with it in case the IC chip 10 for mounting is produced can be obtained.

[0055] Since adhesives 5 were especially given only to the electric conduction particle 4 in the case of the gestalt of this operation, there is an advantage that the amount of adhesives 5 can be reduced compared with the case where the different direction electroconductive glue 5 is used.

[0056] In addition, this invention is not restricted to the gestalt of the above-mentioned implementation, but can make various change. For example, in the gestalt of the above-mentioned implementation, since this adhesive strength is strengthened further, in case the IC chip 10 for mounting is stuck to the circuit board 21 by pressure, it is possible, although the IC chip 10 for mounting and the circuit board 21 were pasted up only with the adhesives 5 contained in the adhesive electric conduction particle 1 to also make the adhesives 5 of the shape of the shape of a film which does not contain an electric conduction particle, and a paste intervene among these.

[0057] Moreover, in the gestalt of the above-mentioned implementation, although the plate 17 was used as a plane which distributes the adhesive electric conduction particle 1, this invention can also distribute a direct adhesive property electric conduction particle to homogeneity at the field by the side of the electrode of IC chip 10B for mounting itself.

[0058]

[Example] Hereafter, the mounted example to the circuit board is explained to details with the example of a comparison using IC chip for mounting concerning this invention.

[0059] As an example, the adhesive electric conduction particle which used the electric conduction particle of 5% of recovery as the nucleus was pasted up on each pad section of IC chip, and IC chip for mounting was produced.

[0060] As an example of a comparison, the adhesive electric conduction particle which used the electric conduction particle of 0% of recovery as the nucleus was pasted up on each pad section of IC chip, and IC chip for mounting was produced.

[0061] Each of IC chip for mounting of an example and IC chip for mounting of the example of a comparison was stuck to the circuit board by pressure the condition for the temperature of 180 degrees C, 20 Ns of loads, and 20 seconds, and it connected. Then, after repeating the thermo cycle between -55 degree C and 125 degrees C 100 times, the flow resistance test was performed. Consequently, the number of defective continuity's terminal electrodes is shown below among ten terminal electrodes. [0062] [Example]

- (1) First stage After 0 / 10(2) thermo cycle 0/10 [the example of a comparison]
- (1) First stage After 0 / 10(2) thermo cycle It became clear that IC chip for mounting of the result or more of 5/10 to an example can acquire connection reliability after aging. [0063]

[Effect of the Invention] As stated above, according to this invention, the mounting method of the semiconductor device which can connect certainly each electrodes of the semiconductor device of a fine pitch and the circuit board can be acquired. Moreover, according to this invention, the semiconductor device for mounting used for mounting of a semiconductor device can be obtained.


[Translation done.]


# \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


# **DRAWINGS**







[Drawing 3]








[Drawing 5]





[Translation done.]